


processing unit

```
graph TD; PU[processing unit] <--> M[memory]; subgraph M; I[instructions]; D[data]; end
```



memory

instructions

data