Accelerating seismic computations using customized number representations on FPGAs
Next:
Number Representation
Up:
Fu et al.: FPGA
Previous:
Reverse time migration
Background
Subsections
Number Representation
A stream Compiler (ASC)
2007-09-18
![[pdf]](icons/pdf.png){kind=icon}