Accelerating seismic computations using customized number representations on FPGAs
Next:
Brief Introduction
Up:
Fu et al.: FPGA
Previous:
Number Representation Exploration
Case Study I: Complex Exponential
Subsections
Brief Introduction
Circuit Design
Bit-width Exploration Results
Hardware Acceleration Results
2007-09-18
![[pdf]](icons/pdf.png){kind=icon}